5

Abstract

A method of preparing a circuit model for simulation comprises decomposing the circuit model having a number of latches into a plurality of extended latch boundary components and partitioning the plurality of extended latch boundary components.

Decomposing and partitioning the circuit model may include decomposing hierarchical cells of the circuit model, and using a constructive bin-packing heuristic to partition the plurality of extended latch boundary components. The partitioned circuit model is compiled, and simulated on a uni-processor, a multi-processor, or a distributed processing computer system.

"Express Mail"	mailing label	number	EL27342097	603
Date of Deposit	·U	W 2,1999		
I nereby certify that	uns paper or re	e is being of	posited with the	
United States Postal	Service Express	Mail Post O	ffice to Addressee"	
service under 37 Cf addressed to the As	FR 1.10 on the d	late indicate	d above and is	
Washington, D.C. 2	0231		-	
Printed Name:	Caris 1			
Qianatura:	(lan	in A	and organ	10